

## Publications about Core Memory Development

referenced in the book "*Ambros P. Speiser: Digitale Rechenanlagen, Springer Verlag, 1967*"

From books:

[ alphabetical order ]

- [19] MEYERHOFF, A.J.: Digital Applications of Magnetic Devices. New York: Wiley 1960
- [24] QUARTLY, C.J.: Square-Loop Ferrite Circuitry. London: Iliffe 1962.
- [32] STEINBUCH, K.: Taschenbuch der Nachrichtenverarbeitung. Berlin/Göttingen/Heidelberg: Springer 1962

From magazines and conferences:

[ year published . alphabetical order ]

- [53.3] RAJCHMAN, J.A.: A Myriabit Magnetic-Core Matrix Memory. Proc. IRE 41 (1953) 1407-1421
- [56.6] ECKERT, O.: Die Beurteilung von Rechteckferriten hinsichtlich ihrer Verwendbarkeit als Speicherkerne oder Schaltkerne in elektronischen Rechenmaschinen. NTF 4 (1956) 105-110
- [56.12] HUNTER, L.P., u. E.W. BAUER: High-Speed Coincident-Flux Magnetic Storage Principles. J. Appl. Phys. 27 (1956) 1257-1261
- [56.14] LAWRENCE Jr., W.W.: Recent Developments in Very-High-Speed Magnetic Storage Techniques. EJCC (1956) 101-103
- [56.18] MERWIN, R.E.: The IBM 705 EDPM Memory System. IRE EC-5 (1956) 129-223
- [56.19] MITCHELL, J.L., u. K.H. Olsen: TX-0, A Transistor Computer with a 256 by 256 Memory. EJCC (1956) 93-101
- [57.1] BEST, R.L.: Memory Units in the Lincoln TX-2. WJCC (1957) 160 bis 167
- [57.6] NEWHOUSE, V.L.: The Utilization of Domain-Wall Viscosity in Data-Handling Devices. WJCC (1957) 73-80
- [57.9] RAJCHMAN, J.A.: Ferrite Apertured Plate for Random-Access Memory. Proc. IRE 45 (1957) 325-334
- [57.18] VALENTY, G.E.: A Medium-Speed Magnetic Core Memory. WJCC (1957) 57-67
- [57.19] YOUNKER, E.L.: A Transistor-Driven Magnetic-Core Memory. IRE EC-6 (1957) 14-20
- [58.4] CONSTANTINE, Jr., G.: A Load-Sharing Matrix Switch. IBM J. Res. Dev. 2 (1958) 205-211
- [58.13] HANEMAN, W.J., et al.: Apertured Plate Memory - Operation and Analysis. IRE Nat. Conv. Rec. 6 (1958) 254
- [58.16] KAUFMAN, M.M., u. V.L. NEWHOUSE: Operating Range of a Memory Using Two Ferrite Plate Apertures per Bit. J. Appl. Phys. 29 (1958) 487-488
- [58.20] MCMAHON, R.E.: Impulse Switching of Ferrites. EJCC (1958) 31-33
- [58.23] RUMBLE, W.G., u. C.S. WARREN: Coincident Current Applications of Ferrite Apertured Plates. IRE Wescon Conv. Rec. 2 (1958) 62-65
- [59.2] BALDWIN, Jr., A.J., u. J.L. ROGERS: Inhibited Flux - A New Mode of Operation of the Three-Hole Memory Core. J. Appl. Phys. 30 (1959) 58S-59S (Supplement)
- [59.6] BILLING, H., u. A. RÜDINGER: Das Parametron verspricht neue Möglichkeiten im Rechenmaschinenbau. Elektron. Rechenanlagen 1 (1959) 119-126
- [59.21] EICHBAUM, B.R.: Evaluation of New High-Speed Magnetic Ferrite System for Use in Computer Components. J. Appl. Phys. 30 (1959) 49S-53S (Supplement)
- [59.44] MORGAN, W.L.: Bibliography of Digital Magnetic Circuits and Materials. IRE EC-8 (1959) 148-158
- [59.46] OHMANN, F.: Der Magnetkernspeicher als Arbeitsspeicher im Siemens Digitalrechner 2002. Entw.-Ber. Siemens & Halske 22 (1959) 63 bis 72
- [59.51] QUARTLY, C.J.: A High-Speed Ferrite Storage System. Electronic Engng. 31 (1959) 756-758
- [59.54] SFERRINO, V.J.: Transistor Circuit Techniques for a Core Memory with 500 Millimicrosecond Cycle Time. IRE Wescon Conv. Rev. 3 (1959) 3-15
- [59.56] SHEVEL, Jr., W.L.: Millimicrosecond Switching Properties of Ferrite Computer Elements. J. Appl. Phys. 30 (1959) 47S-48S (Supplement)
- [60.5] CARTER, I.P.V.: An New Core Switch for Magnetic Matrix Stores and Other Purposes. IRE EC-9 (1959) 176-191
- [60.6] CHIEN, R.T.: A Class of Optimal Noiseless Load-Sharing Matrix Switches. IBM J. Res. Dev. 4 (1960) 415-417
- [60.7] CONSTANTINE, Jr. G.: New Developments in Load-Sharing Matrix Switches. IBM J. Res. Dev. 4 (1960) 418-422

- [60.8] EDWARDS, D.B.G. et al.: Ferrite-Core Memory Systems with Rapid Cycle Times. Proc. Inst. Electr. Engng. 107 (1960) Part B, 585-598
- [60.15] HAAS, G.: Transistoren für Treiberstufen in Magnetkernspeichern. NTF 18 (1960) A13-A21
- [60.17] ILLENBERGER, K., u. F. OHMANN: Der Magnetkern-Pufferspeicher, ein vielseitiger Baustein für Nachrichtenverarbeitungs-Systeme. Entw.-Ber. Siemens % Halske 23 (1960) 95-102
- [60.21] KILBURN, T., u. R.L. GRIMSDALE: A Digital Computer Store with Very Short Read Time. Proc. Inst. Electr. Engng. 107 (1960) 567 bis 572
- [60.26] PERRY, G.H., u. S.J. WIDDOWS: Low Coercive-Force Ferrite-Ring Cores for a Fast Non-Destructively Read Store. Internat. Solid State Circ. Conf. (1960) 58-59
- [61.1] ALLEN, C.A., et al.: A 2.18-Microsecond Megabit Core Storage Unit. IRE EC-10 (1961) 233-237
- [61.28] RAJCHMAN, J.A.: Computer Memories. A Survey of the State-of-the-Art. Proc. IRE 49 (1961) 104-127
- [61.29] RHODES, W.H., et al.: A 0.7-Microsecond Ferrite Core Memory. IBM J. Res. Dev. 5 (1961) 174-182
- [61.31] SCHAEFER, E.: Elektronische Auslesespeicher. Elektron. Rechenanlagen 3 (1961) 197-205
- [61.36] TSUI, F., u. H. PILOTY: Der Magnetkernspeicher der PERM. Elektron. Rechenanlagen 3 (1961) 246-253
- [62.8] GOLDSTICK, G.H., u. E.F. KLEIN: Design of Memory Sense Amplifiers. IRE EC-11 (1962) 236-253
- [62.14] LEAYCRAFT, E.C., u. E.H. MELAN: Characteristics of a High-Speed Multipath Core for a Coincident-Current Memory. IRE EC-11 (1962) 405-409
- [62.18] NEUMANN, P.G.: On the Logical Design of Noiseless Load-Sharing Matrix Switches. IRE EC-11 (1962) 369-374
- [62.24] SINGLETON, R.C.: Load-Sharing Core Switches Based on Block Designs. IRE EC-11 (1962) 346-352
- [62.27] TSUI, F.F.: Improving the Performance of the Sense-Amplifier Circuit Through Pre-Amplification Strobing and Noise-Matched Clipping. IRE EC-11 (1962) 677-683
- [62.29] WELLS, G.: The Design of a Large 1.5 Microsecond Memory System. Elektron. Rechenanlagen 4 (1962) 154-157
- [63.17] KAUFMAN, B.A., u. J.S. HAMMOND: A High-Speed Direct-Coupled Magnetic Memory Sense Amplifier Employing Tunnel-Diode Discriminators. IEEE EC-12 (1963) 282-295
- [63.25] WEMPER, D.: Biax-Speicherelement für zerstörungsfreies Lesen. Elektron. Rdsch. 17 (1963) 181-182
- [64.7] RÜDIGER, A.: Magnetische Eigenschaften von Permalloy-Stufenschichten. Elektron. Rechenanlagen 6 (1964) 20-25
- [64.8] TSUI, F.: Die Abhängigkeit der Störabstände in Lesesignalen von dem Gesamt-Informationsinhalt in einem Stromkoinzidenz-Ferritkernspeicher und ihre Verbesserung durch asymmetrische Ansteuerung. Elektron. Rechenanlagen 6 (1964) 74-82